Abstract-A fully integrated implementation of a parallel fractional-order resonator that employs together a fractionalorder capacitor and a fractional-order inductor is proposed in this brief. The design utilizes current-controlled operational transconductance amplifiers as building blocks, designed, and fabricated in AMS 0.35-µm CMOS process and based on a second-order approximation of a fractional-order differentiator/integrator magnitude optimized in the range 10 Hz-700 Hz. An attractive benefit of the proposed scheme is its electronic tuning capability.
I. INTRODUCTION
F RACTIONAL-ORDER impedances are generalized forms of conventional circuit impedances and are essential for accurate and realistic circuit models in a wide range of applications [1] . A general electrical impedance is defined as
In (1) if (k, α) = (R, 0) then Z(s) represents a resistor while if (k, α) = (L, 1), then it represents an inductor (coil). For any 0 < α < 1, the resulting impedance is termed fractional-order inductor (FOI), which is an inductor with frequency-dependent losses. For (k,α) = (1/C, −1), Z(s) represents a capacitor, while for −1 < α < 0, the resulting impedance is termed a fractional-order capacitor; which is a capacitor with frequency-dependent losses [2] . A fractional-order capacitor is also known as a Constant Phase Element (CPE) due to its fixed phase angle θ = ( the units of Henry or Farad respectively. The constant k in (1) is thus known as pseudo-inductance and pseudo-capacitance when α = ±1 with symbols L β , C α for simplicity. Therefore, a fractional-order capacitor has an impedance
where C α has the units of Farad/ sec 1−α . It is seen from (2) that apart from the frequency dependent resistive losses, the relationship between capacitance and pseudo-capacitance is given by [3] 
In a similar way, the relationship between inductance and pseudo-inductance in a fractional-order inductor
where L β is the pseudo-inductance in units of Henry/ sec 1−β . Transformations (3) and (4) are used for the calculation of C and L given (C α , α) and (L β , β) at a center frequency of approximation ω = ω 0 , as explained later in Section III. However, to simplify the targeted circuit design, here we absorb the unit-less sin(απ/2) and sin(βπ/2) terms within the values of C α and L β respectively; i.e., we employ the transformation
It is important to note that there is significant ongoing effort to build fractional-order capacitors with constant (yet tunable) values of the dispersion coefficient α and pseudo-capacitance C α over a wide frequency range for various applications particularly in industrial automation [4] and biology [5] , [6] . In [7] graphene-percolated polymer composite was used for manufacturing a fractional-order capacitor while in [8] and [9] other metal-liquid interface techniques were reported. However, for systems on chip, fully integrated solutions are required. Test results of a chip containing fabricated CMOS fractionalorder capacitor emulators were recently reported in [10] . To-date, realization of a fractional-order inductor has only been approached through the realization of a fractional-order capacitor using appropriately configured RC networks [11] and then through the employment of a Generalized Impedance Converter (GIC) to transform it into an inductor [12] - [16] or using discrete Current Feedback Operational Amplifiers (CFOAs) as active elements [17] .
The main contribution of the work presented is that, according to the best authors' knowledge, it is the first time in the literature where a fully integrated electronically tunable CMOS fractional inductor emulator is fabricated and experimentally verified. Having also available CMOS electronically tunable CPE emulators [10] , it is possible to design a fully tunable CMOS version of the circuit in Fig. 1 . The complete design is based on current-controlled transconductance amplifier cells (g m -cells) as detailed in [18] . In Section II, we derive important characteristics of the fractional-order parallel resonance circuit similar to those reported in [19] for a series resonance network. In Section III, the concept of emulating a fractional-order inductor is briefly described and experimental results from a fabricated chip in AMS 0.35μm CMOS technology are shown. In Section IV, the fully integrated parallel resonator performance is evaluated. Since our emulator is optimized for low frequency operation, very large inductance values (typically in kHenry) are required.
II. FRACTIONAL-ORDER PARALLEL RESONANCE
The transfer function of the circuit in Fig. 1 is given by (6) and B p = 1/RC α is the pseudo-bandwidth while ω pr = 1/ L β C α is the pseudo-resonance frequency both which can be expressed in proper rad/ sec units using (3) and (4) as
Note that the actual resonance frequency ω r is obtained by solving for ω the equation Im{H(jω)} = 0 which yields
where L and C are as given by (5) . Also note that at ω r , ∠H(jω r ) exhibits a ±π phase change [19] . Meanwhile, the frequency at which the magnitude response of the resonance network is maximum is denoted as ω pk and is obtained by solving for ω the equation d|H(jω)|/dω = 0 which yields Note that ω pk is not equal in general to ω pr or ω r which means that the peak in magnitude does not necessarily happen at the pseudo-resonance or resonance frequencies. However, only for α = β = 1 (9) yields
Recalling from (8) that in this case ω r = ω pr = 1/ √ LC indicates that the magnitude peaking frequency will coincide with the resonance frequency only if α = β = 1.
III. ELECTRONICALLY-TUNABLE FRACTIONAL-ORDER INDUCTOR
To achieve a fully tunable emulator of Fig. 1 , we consider building an emulator for the fractional-order inductor.
A. Emulator Architecture
The functional block diagram for emulating a fractionalorder inductor is shown in Fig. 2 where a fractional-order integrator of order β is required along with a voltage-to-current (V → I) converter. It can be shown that the realized pseudoinductance is given by
where g m VI is the transconductance of the V → I converter and ω 0 (ω 0 = 1/τ 0 ) is the unity-gain frequency of the integrator. Employing the optimized 2 nd -order approximation from [20] , the transfer function for approximating a fractional-order integrator around a frequency ω 0 can be described as
(12) Similar to the procedure described in [18] , an Inverse Followthe-Leader Feedback (IFLF) structure can be used to realize this integrator in a voltage-input voltage-output topology such that
which can be directly compared with (12) to identify the coefficients G 0,1,2 and τ 1,2 . 
B. Circuit Realization
Using Operational Transconductance Amplifiers (g m -cells), Fig. 2 can be implemented as shown in Fig. 3(a) with each g m -cell being realized by the enhanced linearity currentcontrolled topology shown in Fig. 3(b) . The expression of the cell transconductance is
where V T is the thermal voltage (26mV@27 0 C), n is the subthreshold slope factor of a MOS transistor, and I bias is the bias current [21] .
Using (5) and (11) it is obtained that at ω = ω 0 the impedance of the fractional-order inductor will be equal to Lω 0 = L β ω β 0 = 1/g mVI . Therefore, the bias current of the V → I converter (I 0VI ) will be chosen according to the desired value of the inductance L at a specific frequency ω 0 . Assuming capacitors with equal value, i.e., C 1 = C 1 = C ext , the design equations of the inductor emulator are summarized in Table I . In order to emulate an inductance L = 1.014 × 10 3 H@100Hz for β = (0.2, 0.5, 0.8) or, equivalently, pseudo-inductances Table II . Inspecting Table I , the following conclusions are derived with regards to the electronic tunability of the proposed scheme: (a) the value of the inductance at a specific frequency could be electronically tuned through the bias current of the V → I converter (I 0VI ); if this current will be tuned into a new value I / oVI = m · I 0VI , then the value of the inductance at specific frequency ω 0 becomes equal to L / = L/m . Note from (5) that the pseudo-inductance L β will be also scaled by the same factor, (b) the unity-gain frequency of the integrator (ω 0 ) can be electronically tuned through the dc bias currents I 01 and I 02 . Thus, if these currents will be scaled by a factor m, then ω 0 will be scaled by the same factor. It should be mentioned at this point that linear scaling is possible in the value of the core integrator unity gain frequency ω 0 only. Other critical frequencies of the resonance circuit, such as ω r , ω pr , ω pk do not follow a linear scaling.
In our design, a main bias current I 0 = I 0VI has been utilized, while the bias currents I 0i (i = 1, 2) as well as their scaled versions G j I 0i , (j = 0, 1, 2) have been implemented by appropriately configured current-mirror stages. Thus, scaling the supply current I 0 by a factor m such that the new value I 
C. Chip Fabrication and Test Results
A chip containing three fractional-order inductors of orders β = 0.2, 0.5, 0.8 with L = 1.014 × 10 3 H@100Hz along side three fractional-order capacitors of similar orders was fabricated using an AMS 0.35μm C35B4 CMOS process. The die photo is shown in Fig. 4(a) , where each inductor emulator measures 236μm × 225μm, while the whole die measured 1.68mm × 1.68mm. The designed inductors were tested using the HIOKI 3522 HiTESTER LCR meter and screen shots are demonstrated in Fig. 4(b) . Applying a differential input voltage of 20mV and employing V CM = 0V and a main bias current I 0 = 95nA, the measured magnitude measurements are demonstrated in Fig. 5(a) . The measured pseudo-inductances were calculated as L β = (164×10 3 , 25.4×10 3 , 4.1×10 3 )Henry/ sec 1−β , respectively. In addition, Fig. 5(b) shows the measured impedance phases compared with the theoretically predicted values (18 0 , 45 0 , 72 0 ), respectively. Due to the limitations of the 2 nd -order approximation particularly as the fractional order increases, the phase and magnitude error increase beyond 700Hz. However, in the range 10Hz − 700Hz, the phase and magnitude errors do not exceed 10% for all emulators. The investigation of tunability for the bias currents 80nA, 95nA and 120nA for a fixed order β = 0.5 is demonstrated in Fig. 6 . The measured pseudo-inductances were L β = (31.24 × 10 3 , 25.42 × 10 3 , 18.91 × 10 3 )Henry/ sec 0.5 , which are very close to the theoretically predicted values (31.13 × 10 3 , 25.4 × 10 3 , 18.03 × 10 3 )Henry/ sec 0.5 . In addition, both magnitude and phase errors remain at the same level (i.e., <10%) in these plots.
IV. FRACTIONAL-ORDER PARALLEL RESONATOR EMULATOR
As a first step, the impedance of the parallel L β C α resonator is tested employing a bias current equal to 95nA. Thus, selecting a center frequency f 0 = 100Hz, the resonator was tested for C α = (433, 62.6, 9.07)nFarad/ sec 1−a and L β = (175.6 × 10 3 , 25.4 × 10 3 , 3.7 × 10 3 )Henry/ sec 1−β , for orders 0.2, 0.5, and 0.8, respectively. It should be stressed at this point that the topology in Fig. 3(a) is also capable of emulating a fractional-order capacitor, just by choosing appropriate values for capacitors and biasing currents and this is an attractive benefit offered by the proposed concept [18] . The design values for emulating pseudo-capacitance C α = (433, 62.6, 9.07)nFarad/ sec 1−α , i.e., capacitance C = 2.5nF@100Hz, for α = (0.2, 0.5, 0.8), are summarized in Table III . Applying a differential input signal 20mV, the magnitude and phase responses are shown in Fig. 7 . The obtained frequency characteristics are summarized in Table IV , where the corresponding theoretically predicted values are also given in parentheses. Note that the Q factor is not measurable for α = 0.5, β = 0.2 because the theoretical lower cutoff frequency is about 2Hz which is outside the limits of the employed approximation. With regards to the magnitude and phase errors, in the case of resonator, they do not exceed a 10% level in the range 20Hz − 900Hz. Table V , where the corresponding theoretically predicted values are also given in parentheses.
After that, the resonator circuit of Fig. 1 , which is essentially a fractional-order bandpass filter, was tested using different values of the resistor and the already tested L β C α setup. The obtained responses of the fractional-order bandpass filter for α = β = 0.5 and bias current I o = 95nA are demonstrated, along with the corresponding theoretically predicted responses, in Fig. 9(a) . The corresponding plots for R = 1MΩ and I o = (80, 95, 120)nA are provided in Fig. 9(b) , to confirm the electronic tuning capability of the bandpass filter.
V. CONCLUSION
A fully integrated fractional-order resonance emulator circuit capable of operating in the low frequency range of 10Hz − 700Hz was proposed. The circuit shows good accuracy in this frequency range when compared to theoretical values and is tunable via a bias current. Although it is possible to also emulate a fractional-order resonance circuit on a Field Programmable Analog Array (FPAA) platform [20] , low frequency operation will be difficult to achieve due to the very large values of inductance which are impossible to realize with the FPAA switched-capacitor technology. The same holds for the fractional-order parallel resonance circuit recently reported in [15] which is in discrete IC component form and relies on GIC to transform the fractional-order capacitor into a fractional-order inductor.
